


Transistore MOSFET

lunedì 23 marzo 2020 10:33



- $V_{Tm} > 0$, canale di elettroni
- substrato di tipo p

zona ohmica

$V_{GSm} > V_{Tm}$ canale lato source

$V_{GDm} > V_{Tm}$ canale lato drain

$V_{GS} > V_{Tm}$

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) \left[2(V_{GS} - V_{Tm})V_{DS} - V_{DS}^2 \right]$$

k_m FATTORE DI TRANSCONDUZZANZA

$$[k_m] = \frac{I}{V^2} \quad \frac{mA}{V^2}$$

zona di saturazione

$V_{GS} > V_{Tm}$ canale lato source




$V_{GD} < V_{Tm}$ no canale lato drain (pinch-off)

$$I_D = k_m (V_{GS} - V_{Tm})^2$$

MOS spento

$V_{GSm} < V_{Tm}$ non c'è canale

$V_{GDm} < V_{Tm}$



- substrato di tipo n
- $V_{Tp} < 0$, canale di lacune

- MOS off, no canale
- $V_{GSp} > V_{Tp}$
- $V_{GDp} > V_{Tp}$

- MOS acceso
- $V_{GSp} < V_{Tp}$ canale lato source



* $V_{GD} < V_{Tp}$ canale lato drain



* $V_{GD} > V_{Tp}$ no canale lato drain (pinch-off lato drain)

\Downarrow ZONA OHMICA


\Downarrow ZONA DI SATURAZIONE

$$I_D = k_p \left[2(V_{GS} - V_{Tp})V_{DS} - V_{DS}^2 \right]$$

$$I_{Dp} = k_p (V_{GS} - V_{Tp})^2$$




TRANSISTORE MOS come INTERRUPTORE



- INTERRUPTORE APERTO
OUT e IN scollegati
circ. aperto
- INTERRUPTORE CHIUSO
OUT e IN cortocircuitati
corto circuito

MOS acceso in zona ohmica

MOS acceso in zona ohmica - Resistenza di canale

$$R_{DS_{on}} \triangleq \left. \frac{\partial V_{DS}}{\partial I_{D_{ohm}}} \right|_{V_{DS}=0} = \left[\frac{1}{\frac{\partial I_{D_{ohm}}}{\partial V_{DS}}} \right]_{V_{DS}=0} = \frac{1}{2k_m (V_{GS_m} - V_{Tm})}$$

(mMOS)

$$I_{D_{ohm}} = k_m \left[2 (V_{GS_m} - V_{Tm}) V_{DS_m} - V_{DS_m}^2 \right]$$

$\left. \begin{array}{l} V_{GS_m} > V_{Tm} \\ V_{GD_m} > V_{Tm} \end{array} \right\}$ ZONA OHMICA

$$\frac{\partial I_{D_{ohm}}}{\partial V_{DS}} = 2k_m (V_{GS_m} - V_{Tm}) - 2k_m V_{DS_m} \stackrel{V_{DS_m}=0}{=} 2k_m (V_{GS_m} - V_{Tm})$$

$$R_{DS_{on}} = \frac{1}{2 \left[\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS_m} - V_{Tm}) \right]}$$


RESISTENZA DI

$$R_{DS_{on}} = \frac{1}{2 \left[\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS_m} - V_{T_m}) \right]}$$

FATTORE DI FORMA $\frac{W}{L}$

TENSIONE DI OVERDRIVE
 $V_{GS_m} - V_{T_m}$

PORTA DI TRASMISSIONE NMOS





* $\begin{cases} V_{GS} < V_{T_m} \\ V_{GD} < V_{T_m} \end{cases} \Rightarrow$ NMOS off


IN e OUT scollegati

* $V_{GS} > V_{T_m}$ NMOS on

$V_G - OUT = V_{T_m}$
 $IN = V_G - V_{T_m}$



ESERCIZIO 2 caso




$V_{T_m} = 0.8V$

- a) V_{out} se $V_{in} = 0V$? (esauti transistori)
- b) V_{out} se $V_{in} = 3.3V$? (esauti transistori)


PORTA DI TRASMISSIONE CMOS

Complementary
Metal
Oxide
Semiconductor




* $V_{G_m} = 0V, V_{G_p} = 5V = V_{DD}$

$V_{in} = 0V$ mMOS interdetti
pMOS
in e out sono scollegati



* $V_{G_m} = V_{DD}, V_{G_p} = 0V$
 $V_{in} = 0V$



$V_{in} \in [0, V_{DD}]$ $V_{DD} > V_{imv}$ $V_{DD} = 5V$

V_{gp} deve essere duole rispetto al mMOS

ad es. $V_{gm} = 0V$

$V_{gp} = V_{DD} (= 5V)$

mMOS on
 $I_D = 0 \Rightarrow V_{DS} = 0$

$\Downarrow V_{out} = 0$

pMOS interdetto

* $V_{gm} = V_{DD}$, $V_{gp} = 0V$
 $V_{in} = V_{DD}$

pMOS acceso

$\Downarrow V_{out} = V_{DD}$

$V_{out} = V_{in}$



$V_{out} = V_{in}$ senza necessit  di V_g maggiori dell'intervallo di tensioni di V_{in}



$R_{ds_{on_{TOT}}} = R_{ds_{on_m}} // R_{ds_{on_p}}$ pi  piccolo di quello di un solo Transistore



2 Transistori complementari con tensioni di comando duole