

Politecnico di Milano

Microcontrollori 2/3

ing. Enrico Migliore

Fondamenti di Elettronica

Porte di I/O


Tipologie:

- Input digitale
 - ingresso CMOS normale
 - o a trigger di Schmitt
 - a volte con pull-up

- Input con Interrupt
 - abilitato a generare
 - un interrupt nel μC


- Input analogico
 - per inviare segnali
 - analogici all'ADC del μC

- Output digitale
 - normalmente livelli CMOS
 - a volte open-drain
 - può avere pull-up interno
 - può essere tri-state



Porte di I/O

Inizializzazione interna dei pin di I/O:




PIC16C74A:

EXAMPLE

INITIALIZING PORTA:

```


CLRF PORTA           ;Initialize PORTA by clearing output latches
BSF STATUS, RPO      ;Select Bank 1
MOVLW 0xCF           ;initialize data direction 11001111
MOVWF TRISA          ;Set RA<3:0> as inputs
                    ;RA<5:4> as outputs
                    ;TRISA<7:6> always read as '0'
    
```




Note: I/O pin has protection diodes to VDD and VSS.

Porte di I/O

PORTA CONFIGURATA IN INGRESSO



PORTA CONFIGURATA IN USCITA



Interrupt

Idea base: la CPU sta eseguendo il programma principale. Si verifica un evento (es. un pin d'ingresso cambia stato) che necessita in tempi brevi di essere riconosciuto dalla CPU....

Modalità di gestione:

- vettore di interrupt
- polling

ogni periferica chiamante ha la sua routine di gestione

c'è un'unica routine; il firmware dovrà individuare la periferica chiamante

Stack:

- salvare il ProgramCounter
- salvare i registri importanti

per sapere da dove continuare, una volta gestita la routine di interrupt

per evitare di modificare dati importanti

```
MOVWF    W_TEMP          ;Copy W to TEMP register, could be bank one or zero
SWAPF    STATUS,W        ;Swap status to be saved into W
BCF      STATUS,RPO      ;Change to bank zero, regardless of current bank
MOVWF    STATUS_TEMP     ;Save status to bank zero STATUS_TEMP register
:
: (ISR)
:
SWAPF    STATUS_TEMP,W   ;Swap STATUS_TEMP register into W
: (sets bank to original state)
MOVWF    STATUS          ;Move W into STATUS register
SWAPF    W_TEMP,F        ;Swap W_TEMP
SWAPF    W_TEMP,W        ;Swap W_TEMP into W
```

Interrupt

Utilità:

- gestire eventi imprevedibili
- evitare cicli di attesa
- eseguire prontamente routine

allarme, finecorsa, pulsante...

non si continua a monitorare l'evento, poiché sarà lui a chiamare

per ogni chiamante si eseguiranno operazioni distinte

Modalità di gestione:

- vettore di interrupt
- polling

ogni periferica chiamante ha la sua routine di gestione

c'è un'unica routine; il firmware dovrà individuare la periferica chiamante

Stack:

- salvare il ProgramCounter
- salvare i registri importanti

per sapere da dove continuare, una volta gestita la routine di interrupt

per evitare di modificare dati importanti

```
MOVWF    W_TEMP          ;Copy W to TEMP register, could be bank one or zero
SWAPF    STATUS,W        ;Swap status to be saved into W
BCF      STATUS,RPO      ;Change to bank zero, regardless of current bank
MOVWF    STATUS_TEMP     ;Save status to bank zero STATUS_TEMP register
:
: (ISR)
:
SWAPF    STATUS_TEMP,W   ;Swap STATUS_TEMP register into W
: (sets bank to original state)
MOVWF    STATUS          ;Move W into STATUS register
SWAPF    W_TEMP,F        ;Swap W_TEMP
SWAPF    W_TEMP,W        ;Swap W_TEMP into W
```

Interrupt

Gestione:

- impostando dei registri dedicati abilitazione/disabilitazione dell'interrupt, flag dell'avvenuta chiamata...
- firmware della routine ...

INTCON REGISTER FOR PIC16C72/73/73A/74/74A (ADDRESS 0Bh, 8Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
							bit0

R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'
 -n = Value at POR reset

- bit 7: **GIE:**⁽¹⁾ Global Interrupt Enable bit
 1 = Enables all un-masked interrupts
 0 = Disables all interrupts
- bit 6: **PEIE:** Peripheral Interrupt Enable bit
 1 = Enables all un-masked peripheral interrupts
 0 = Disables all peripheral interrupts
- bit 5: **TOIE:** TMR0 Overflow Interrupt Enable bit
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4: **INTE:** RB0/INT External Interrupt Enable bit
 1 = Enables the RB0/INT external interrupt
 0 = Disables the RB0/INT external interrupt
- bit 3: **RBIE:** RB Port Change Interrupt Enable bit
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2: **TOIF:** TMR0 Overflow Interrupt Flag bit
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1: **INTF:** RB0/INT External Interrupt Flag bit
 1 = The RB0/INT external interrupt occurred (must be cleared in software)
 0 = The RB0/INT external interrupt did not occur
- bit 0: **RBIF:** RB Port Change Interrupt Flag bit
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 0 = None of the RB7:RB4 pins have changed state

Note 1: For the PIC16C73 and PIC16C74, if an interrupt occurs while the GIE bit is being cleared, the GIE bit may be unintentionally re-enabled by the RETFIE instruction in the user's Interrupt Service Routine. Refer to Section 14.5 for a detailed description.

PIE1 REGISTER PIC16C73/73A/74/74A (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
						bit0	

R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'
 -n = Value at POR reset


- bit 7: **PSPIE:**⁽¹⁾ Parallel Slave Port Read/Write Interrupt Enable bit
 1 = Enables the PSP read/write interrupt
 0 = Disables the PSP read/write interrupt
- bit 6: **ADIE:** A/D Converter Interrupt Enable bit
 1 = Enables the A/D interrupt
 0 = Disables the A/D interrupt
- bit 5: **RCIE:** USART Receive Interrupt Enable bit
 1 = Enables the USART receive interrupt
 0 = Disables the USART receive interrupt
- bit 4: **TXIE:** USART Transmit Interrupt Enable bit
 1 = Enables the USART transmit interrupt
 0 = Disables the USART transmit interrupt
- bit 3: **SSPIE:** Synchronous Serial Port Interrupt Enable bit
 1 = Enables the SSP interrupt
 0 = Disables the SSP interrupt
- bit 2: **CCP1IE:** CCP1 Interrupt Enable bit
 1 = Enables the CCP1 interrupt
 0 = Disables the CCP1 interrupt
- bit 1: **TMR2IE:** TMR2 to PR2 Match Interrupt Enable bit
 1 = Enables the TMR2 to PR2 match interrupt
 0 = Disables the TMR2 to PR2 match interrupt
- bit 0: **TMR1IE:** TMR1 Overflow Interrupt Enable bit
 1 = Enables the TMR1 overflow interrupt
 0 = Disables the TMR1 overflow interrupt

Note 1: PIC16C73 and PIC16C73A devices do not have a Parallel Slave Port implemented, this bit location is reserved on these two devices, always maintain this bit clear.

Interrupt



Latenza:

- esecuzione non immediata della routine di interrupt
- temporizzazione



- Note 1: INTF flag is sampled here (every Q1).
 2: Interrupt latency = 3-4 Tcy where Tcy = instruction cycle time.
 Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
 3: CLKOUT is available only in RC oscillator mode.
 4: For minimum width of INT pulse, refer to AC specs.
 5: INTF is enabled to be set anytime during the Q4-Q1 cycles.



Interrupt: fase 1




1. La CPU sta eseguendo l'istruzione k+1 e arriva l'interrupt.
2. La CPU termina l'istruzione k+1

Istruzioni da eseguire quando si verifica l'interrupt: l'indirizzo 0xF6A e' fornito dal costruttore


Istruzione retfie = return from interrupt



Interrupt: fase 2



1. L'accumulatore e il Program Counter vengono salvati in RAM dall'hardware nell'are stack (salvataggio dello stato)
2. Il Program Counter e' forzato in hardware a puntare la prima istruzione del codice di interrupt
3. La CPU inizia ad eseguire le istruzioni della routine di interrupt




ROM

istruzione k	0x0F03
istruzione k+1	0x0F04
Istruzione k+2	0x0F05
Istruzione k+3	0x0F07
Istruzione 0	0x0F6A
Istruzione 1	0x0F6B
Istruzione 2	0x0F6C
Istruzione 3 (retfie)	0x0F6D


RAM

	0x1B03
	0x1B04
	0x1B05
0x05	0x1B06
0x1F	0x1B07
0x23	0x1B08

Interrupt: fase 3



1. La CPU incontra l'istruzione retfie



Interrupt: fase 4

PC 0x0F05

A 0x23

1. La CPU esegue l'istruzione
l'istruzione inizia ad eseguire
l'istruzione k+2

ROM

istruzione k	0x0F03
istruzione k+1	0x0F04
Istruzione k+2	0x0F05
Istruzione k+3	0x0F07
Istruzione 0	0x0F6A
Istruzione 1	0x0F6B
Istruzione 2	0x0F6C
Istruzione 3 (retfie)	0x0F6D

RAM

SP 0x1B08

	0x1B03
	0x1B04
	0x1B05
	0x1B06
	0x1B07
	0x1B08



ADC

Convertitore Analogico/Digitale:

- multiplexer analogico a più ingressi
- campionatore S&H
- ADC (Successive Approximation Register)

Risoluzione:

- numero di bit n
- Full Scale Range $FSR = V_{ref}$
- Least Significant Bit $LSB = FSR / 2^n$



ADC

Errori:

• statici correnti di leakage, resistenze parassite

$$R_S < \frac{1}{2} \text{LSB} / I_{\text{leakage}} = 10 \text{k}\Omega$$

• dinamici carica esponenziale del condensatore del S&H

$$V_{\text{ref}} - \frac{1}{2} \text{LSB} = (1 - e^{-t/\tau}) \cdot V_{\text{ref}}$$


Tempistiche:

• di acquisizione carica esponenziale di C_{HOLD}


$$T_a = -C_{\text{HOLD}} (R_S + R_{\text{IC}} + R_{\text{SS}}) \cdot \ln \frac{\frac{1}{2} \text{LSB}}{V_{\text{ref}}} = 5.7 \mu\text{s}$$

• di conversione durata della conversione nell'ADC

$$T_{\text{conv}} = 9.5 \cdot T_{\text{AD}}$$



Legend	CPIN	= input capacitance
	VT	= threshold voltage
	I leakage	= leakage current at the pin due to various junctions
	Ric	= interconnect resistance
	SS	= sampling switch
	CHOLD	= sample/hold capacitance (from DAC)



PIC16C74A

ADC

Configurazione:

- tramite registri dedicati

ADCON0 REGISTER, PIC16C72/73/73A/74/74A (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON
bit7							bit0

R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'
 - n = Value at POR reset

bit 7-6: **ADCS1:ADCS0:** A/D Conversion Clock Select bits
 00 = Fosc/2
 01 = Fosc/8
 10 = Fosc/32
 11 = FRC (clock derived from an RC oscillation)

bit 5-3: **CHS2:CHS0:** Analog Channel Select bits
 000 = channel 0, (RA0/AN0)
 001 = channel 1, (RA1/AN1)
 010 = channel 2, (RA2/AN2)
 011 = channel 3, (RA3/AN3)
 100 = channel 4, (RA5/AN4)
 101 = channel 5, (RE0/AN5)⁽¹⁾
 110 = channel 6, (RE1/AN6)⁽¹⁾
 111 = channel 7, (RE2/AN7)⁽¹⁾

bit 2: **GO/DONE:** A/D Conversion Status bit
 If ADON = 1
 1 = A/D conversion in progress (setting this bit starts the A/D conversion)
 0 = A/D conversion not in progress (This bit is automatically cleared by hardware when the A/D conversion is complete)

bit 1: **Unimplemented:** Read as '0'

bit 0: **ADON:** A/D On bit
 1 = A/D converter module is operating
 0 = A/D converter module is shutoff and consumes no operating current

```
BSF STATUS, RPO      ; Select Page 1
CLRf ADCON1         ; Configure A/D inputs
BSF PIE1,ADIE       ; Enable A/D interrupts
BCF STATUS, RPO     ; Select Page 0
MOVLW 0XC1         ; A/D is on , Ch0 is selected
MOVWF ADCON0       ;
BCF PIR1, ADIF      ; Clear A/D interrupt flag bit
BSF INTCON, PEIE    ; Enable peripheral interrupts
BSF INTCON, GIE     ; Enable all interrupts
:
BSF ADCON, GO       ; Start A/D Conversion
:
```

ADCON1 REGISTER, PIC16C72/73/73A/74/74A (ADDRESS 9Fh)

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	PCFG2	PCFG1	PCFG0
bit7					bit0		

R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'
 - n = Value at POR reset

bit 7-3: **Unimplemented:** Read as '0'

bit 2-0: **PCFG2:PCFG0:** A/D Port Configuration Control bits


PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0 ⁽¹⁾	RE1 ⁽¹⁾	RE2 ⁽¹⁾	VREF
000	A	A	A	A	A	A	A	A	VDD
001	A	A	A	A	VREF	A	A	A	RA3
010	A	A	A	A	A	D	D	D	VDD
011	A	A	A	A	VREF	D	D	D	RA3
100	A	A	D	D	A	D	D	D	VDD
101	A	A	D	D	VREF	D	D	D	RA3
11x	D	D	D	D	D	D	D	D	—

A = Analog input

D = Digital I/O

ADC

Timing:



A/D CONVERSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
130	TAD	A/D clock period	PIC16C73/74	1.6	—	—	μs	TOSC based, VREF ≥ 3.0V
			PIC16LC73/74	2.0	—	—	μs	TOSC based, VREF full range
			PIC16C73/74	2.0	4.0	6.0	μs	A/D RC Mode
			PIC16LC73/74	3.0	6.0	9.0	μs	A/D RC Mode
131	TcNV	Conversion time (not including S/H time) (Note 1)	—	9.5TAD	—	—		
132	TACQ	Acquisition time	Note 2	20	—	μs		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following Tcy cycle.

Note 2: See Section 13.1 for min conditions.

PIC16C74A

ADC

Specifiche elettriche:

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	NR	Resolution	—	—	8-bits	—	$V_{REF} = V_{DD} = 5.12V, V_{SS} \leq A_{IN} \leq V_{REF}$
	NINT	Integral error	—	—	less than ± 1 LSB	—	$V_{REF} = V_{DD} = 5.12V, V_{SS} \leq A_{IN} \leq V_{REF}$
	NDIF	Differential error	—	—	less than ± 1 LSB	—	$V_{REF} = V_{DD} = 5.12V, V_{SS} \leq A_{IN} \leq V_{REF}$
	NFS	Full scale error	—	—	less than ± 1 LSB	—	$V_{REF} = V_{DD} = 5.12V, V_{SS} \leq A_{IN} \leq V_{REF}$
	NOFF	Offset error	—	—	less than ± 1 LSB	—	$V_{REF} = V_{DD} = 5.12V, V_{SS} \leq A_{IN} \leq V_{REF}$
	—	Monotonicity	—	guaranteed	—	—	$V_{SS} \leq A_{IN} \leq V_{REF}$
	VREF	Reference voltage	3.0V	—	$V_{DD} + 0.3$	V	
	VAIN	Analog input voltage	$V_{SS} - 0.3$	—	$V_{REF} + 0.3$	V	
	ZAIN	Recommended impedance of analog voltage source	—	—	10.0	k Ω	
	IAD	A/D conversion current (V_{DD})	—	180	—	μA	Average current consumption when A/D is on. (Note 1)
	IREF	VREF input current (Note 2)	—	—	1 10	mA μA	During sampling All other times

* These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.


Comparatore o Watchdog analogico

Per monitorare un livello di tensione:



Esempi di impiego degli I/O


Esempio 1: Multiplexing Digitale di una tastiera



Si risparmiano linee digitali

Esempi di impiego degli I/O

Esempio 2: Acquisizione analogica



Si utilizza un ritorno analogico

Gli si può fare scatenare un interrupt, ma...

$$V_{\max, \min} = 5 \cdot \frac{(10K \pm 10\%)}{(10K \pm 10\%) + (3.3K + 6.7K + 20K \text{ m}10\%)}$$

$$V_{\max, \min} = 5 \cdot \frac{(10K \pm 10\%)}{(10K \pm 10\%) + (3.3K + 6.7K \text{ m}10\%)}$$