

# Politecnico di Milano

## Microcontrollori 1/3


ing. Enrico Migliore

Fondamenti di Elettronica

## Sommario

- Architettura interna del  $\mu\text{C}$
- Sistemi di sviluppo
- Istruzioni assembler
- Memoria e registri
- Periferiche interne
- Data-sheet

# Architettura: microcontrollore semplificato



IR = INSTRUCTION REGISTER


A = ACCUMULATORE

PC = PROGRAM COUNTER

Z = STATUS REGISTER

# Architettura

Esempio di  $\mu$ C:



STMicroelectronics, ST6265

PB0	1	28	PC0/Ain
PB1	2	27	PC1/TIM1/Ain
V <sub>pp</sub> /TEST	3	26	PC2/Sin/Ain
PB2	4	25	PC3/Sout/Ain
PB3	5	24	PC4/SCK/Ain
PB4	6	23	NMI
PB5	7	22	RESET
ARTIMin/PB6	8	21	OSCout
ARTIMout/PB7	9	20	OSCin
Ain / PA0	10	19	PA7/Ain
V <sub>DD</sub>	11	18	PA6/Ain
V <sub>SS</sub>	12	17	PA5/Ain
Ain/PA1	13	16	PA3/Ain
Ain/PA2	14	15	PA3/Ain

STMicroelectronics, ST6265

# Architettura

Famiglie composite:

Device	Clock			Memory		Peripherals							Features		
	Maximum Frequency of Operation (MHz)	EPROM Program Memory (x14 words)	Data Memory (bytes)	Timer Module(s)	Capture/Compare/PWM Module(s)	Serial Port(s) (SPI <sup>2</sup> C, USART)	Parallel Slave Port	A/D Converter (8-bit) Channels	Interrupt Sources	I/O Pins	Voltage Range (Volts)	In-Circuit Serial Programming	Brown-out Reset	Packages	
PIC16C710	20	512	36	TMR0	—	—	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP		
PIC16C71	20	1K	36	TMR0	—	—	4	4	13	3.0-6.0	Yes	—	18-pin DIP, SOIC		
PIC16C711	20	1K	68	TMR0	—	—	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP		
PIC16C72	20	2K	128	TMR0, TMR1, TMR2	1 SPI <sup>2</sup> C	—	5	8	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP		
PIC16C73	20	4K	192	TMR0, TMR1, TMR2	2 SPI <sup>2</sup> C, USART	—	5	11	22	3.0-6.0	Yes	—	28-pin SDIP, SOIC		
PIC16C73A <sup>(1)</sup>	20	4K	192	TMR0, TMR1, TMR2	2 SPI <sup>2</sup> C, USART	—	5	11	22	2.5-6.0	Yes	Yes	28-pin SDIP, SOIC		
PIC16C74	20	4K	192	TMR0, TMR1, TMR2	2 SPI <sup>2</sup> C, USART	Yes	8	12	33	3.0-6.0	Yes	—	40-pin DIP; 44-pin PLCC, MQFP		
PIC16C74A <sup>(1)</sup>	20	4K	192	TMR0, TMR1, TMR2	2 SPI <sup>2</sup> C, USART	Yes	8	12	33	2.5-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP		

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

All PIC16C7X Family devices use serial programming with clock pin RB6 and data pin RB7.


Note 1: Please contact your local sales office for availability of these devices.

TABLE 1-1: PIC16C7X FAMILY OF DEVICES

**PIC16C7X**

# Architettura

Esempio di  $\mu C$ :



Microchip, PIC16C74A

Note 1: Higher order bits are from the STATUS register.  
 Note 2: Brown-out Reset is not available on the PIC16C74.

# Memoria Programma

Tipo:

- ROM
- OTP
- EPROM
- E<sup>2</sup>PROM

ReadOnlyMemory (*mask programmed*)


OneTimeProgrammable (*user programmed*)

Dimensione:

pochi kbyte

Contenuto:

istruzioni firmware



# Memoria Dati

Tipo:

- SRAM
- DRAM
- E<sup>2</sup>PROM

il  $\mu$ C può lavorare fino alla DC

il  $\mu$ C avrà una  $f_{\text{clock}}$  minima

file system (dati non volatili aggiornabili a run-time)

Dimensione: pochi byte

Contenuto: dati temporanei

Struttura: banchi

File Address			File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	PORTC	TRISC	87h
08h	PORTD <sup>(2)</sup>	TRISD <sup>(2)</sup>	88h
09h	PORTE <sup>(2)</sup>	TRISE <sup>(2)</sup>	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh	PIR2	PIE2	8Dh
0Eh	TMR1L	PCON	8Eh
0Fh	TMR1H		8Fh
10h	T1CON		90h
11h	TMR2		91h
12h	T2CON	PR2	92h
13h	SSPBUF	SSPADD	93h
14h	SSPCON	SSPSTAT	94h
15h	CCPR1L		95h
16h	CCPR1H		96h
17h	CCP1CON		97h

Bank 0      Bank 1

(cont'd)

18h	RCSTA	TXSTA	98h	
19h	TXREG	SPBRG	99h	
1Ah	RCREG		9Ah	
1Bh	CCPR2L		9Bh	
1Ch	CCPR2H		9Ch	
1Dh	CCP2CON		9Dh	
1Eh	ADRES		9Eh	
1Fh	ADCON0	ADCON1	9Fh	
20h	General Purpose Register	General Purpose Register	A0h	
7Fh			FFh	

Bank 0      Bank 1

- Unimplemented data memory locations, read as '0'.
- Note 1: Not a physical register.  
 Note 2: These registers are not physically implemented on the PIC16C73/73A, read as '0'.



# Registri

## Special Function Registers:

- controllano le periferiche
- passano i dati alle periferiche
- contengono i risultati (ADC...)

# PIC16C7X

PIC16C73/73A/74/74A SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)	
<b>Bank 0</b>												
00h <sup>(4)</sup>	INDF	Addressing this location uses contents of FSR to address data memory (not a physical register)								0000 0000	0000 0000	
01h	TMR0	Timer0 module's register								xxxx xxxx	uuuu uuuu	
02h <sup>(4)</sup>	PCL	Program Counter's (PC) Least Significant Byte								0000 0000	0000 0000	
03h <sup>(4)</sup>	STATUS	IRP <sup>(7)</sup>	RP1 <sup>(7)</sup>	RP0	T0	P0	Z	DC	C	0001 1xxxx	000q quuu	
04h <sup>(4)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu	
05h	PORTA	PORTA Data Latch when written; PORTA pins when read								--0x 0000	--0u 0000	
06h	PORTB	PORTB Data Latch when written; PORTB pins when read								xxxx xxxx	uuuu uuuu	
07h	PORTC	PORTC Data Latch when written; PORTC pins when read								xxxx xxxx	uuuu uuuu	
08h <sup>(4)</sup>	PORTD	PORTD Data Latch when written; PORTD pins when read								xxxx xxxx	uuuu uuuu	
09h <sup>(4)</sup>	PORTE	PORT E Data Latch when written; PORT E pins when read								---- -xxx	---- -uuu	
0Ah <sup>(1,4)</sup>	PCLATH	Write Buffer for the upper 5 bits of the Program Counter								---0 0000	---0 0000	
0Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
0Ch	PIR2	CCP2IF	CCP1IF	TMR2IF	TMR1IF	SSPIF	TXIF	RCIF	ADIF	PSPIF	0000 0000	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu	
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register								xxxx xxxx	uuuu uuuu	
10h	T1CON	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON			--00 0000	--1uu uuuu	
11h	TMR2	Timer2 module's register								0000 0000	0000 0000	
12h	T2CON	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0			-000 0000	-000 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu	
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
15h	CCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu	
16h	CCPR1H	Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu	
17h	CCP1CON	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0			--00 0000	--00 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	FERR	OERR	RX9D			0000 -00x	0000 -00x
19h	TXREG	USART Transmit Data Register								0000 0000	0000 0000	
1Ah	RCREG	USART Receive Data Register								0000 0000	0000 0000	
1Bh	CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx xxxx	uuuu uuuu	
1Ch	CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx xxxx	uuuu uuuu	
1Dh	CCP2CON	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0			--00 0000	--00 0000	
1Eh	ADRES	A/D Result Register								xxxx xxxx	uuuu uuuu	
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	ADON			0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
- 2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.
- 3: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A, always maintain these bits clear.
- 4: These registers can be addressed from either bank.
- 5: PORTD and PORTE are not physically implemented on the PIC16C73/73A, read as '0'.
- 6: Brown-out Reset is not implemented on the PIC16C73 or the PIC16C74, read as '0'.
- 7: The IRP and RP1 bits are reserved on the PIC16C7X, always maintain these bits clear.

# Registri

## Status Register (indirizzi 03<sub>H</sub> e 83<sub>H</sub>) del PIC16C73/74

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	T0	PD	Z	DC	C	
bit7								bit0

R = Readable bit  
W = Writable bit  
U = Unimplemented bit,  
read as '0'  
· n = Value at POR reset

- bit 7: **IRP**: Register Bank Select bit (used for indirect addressing)  
1 = Bank 2, 3 (100h - 1FFh)  
0 = Bank 0, 1 (00h - FFh)  
The IRP bit is reserved on the PIC16C7X, always maintain this bit clear.
- bit 6-5: **RP1:RP0**: Register Bank Select bits (used for direct addressing)  
11 = Bank 3 (180h - 1FFh)  
10 = Bank 2 (100h - 17Fh)  
01 = Bank 1 (80h - FFh)  
00 = Bank 0 (00h - 7Fh)  
Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C7X, always maintain this bit clear.
- bit 4: **T0**: Time-out bit  
1 = After power-up, CLRWDT instruction, or SLEEP instruction  
0 = A WDT time-out occurred
- bit 3: **PD**: Power-down bit  
1 = After power-up or by the CLRWDT instruction  
0 = By execution of the SLEEP instruction
- bit 2: **Z**: Zero bit  
1 = The result of an arithmetic or logic operation is zero  
0 = The result of an arithmetic or logic operation is not zero
- bit 1: **DC**: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow the polarity is reversed)  
1 = A carry-out from the 4th low order bit of the result occurred  
0 = No carry-out from the 4th low order bit of the result
- bit 0: **C**: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)  
1 = A carry-out from the most significant bit of the result occurred  
0 = No carry-out from the most significant bit of the result occurred  
Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

## Option Register (indirizzo 81<sub>H</sub>)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	
bit7								bit0

R = Readable bit  
W = Writable bit  
U = Unimplemented bit,  
read as '0'  
· n = Value at POR reset

- bit 7: **RBPU**: PORTB Pull-up Enable bit  
1 = PORTB pull-ups are disabled  
0 = PORTB pull-ups are enabled by individual port latch values
- bit 6: **INTEDG**: Interrupt Edge Select bit  
1 = Interrupt on rising edge of RB0/INT pin  
0 = Interrupt on falling edge of RB0/INT pin
- bit 5: **T0CS**: TMR0 Clock Source Select bit  
1 = Transition on RA4/T0CKI pin  
0 = Internal instruction cycle clock (CLKOUT)
- bit 4: **T0SE**: TMR0 Source Edge Select bit  
1 = Increment on high-to-low transition on RA4/T0CKI pin  
0 = Increment on low-to-high transition on RA4/T0CKI pin
- bit 3: **PSA**: Prescaler Assignment bit  
1 = Prescaler is assigned to the WDT  
0 = Prescaler is assigned to the Timer0 module
- bit 2-0: **PS2:PS0**: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

# Istruzioni Assembler

## PIC14000/PIC16CXXX

Elenco Istruzioni:

### INSTRUCTION SET


Mnemonic, Operands	Description	Cycles	14-Bit Opcode			Status Affected	Notes	
			MSb	LSb				
<b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b>								
ADDWF	f, d Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f Clear f	1	00	0001	1fff	ffff	Z	2
CLRWF	- Clear W	1	00	0001	0000	0011	Z	
COMF	f, d Complement f	1	00	1001	dfff	ffff	Z	1,2
DECf	f, d Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f Move W to f	1	00	0000	1fff	ffff		
NOP	- No Operation	1	00	0000	0xx0	0000		
RLF	f, d Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f, d Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2
SUBWF	f, d Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
<b>BIT-ORIENTED FILE REGISTER OPERATIONS</b>								
BCF	f, b Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b Bit Test f, Skip if Clear	1(2)	01	10bb	bfff	ffff		3
BTFSS	f, b Bit Test f, Skip if Set	1(2)	01	11bb	bfff	ffff		3
<b>LITERAL AND CONTROL OPERATIONS</b>								
ADDLW	k Add literal and W	1	11	111x	kxxx	kxxx	C,DC,Z	
ANDLW	k AND literal with W	1	11	1001	kxxx	kxxx	Z	
CALL	k Call subroutine	2	10	0xxx	kxxx	kxxx		
CLRWDT	- Clear Watchdog Timer	1	00	0000	0110	0100	TO,PO	
GOTO	k Go to address	2	10	1xxx	kxxx	kxxx		
IORLW	k Inclusive OR literal with W	1	11	1000	kxxx	kxxx	Z	
MOVLW	k Move literal to W	1	11	00xx	kxxx	kxxx		
RETFIE	- Return from interrupt	2	00	0000	0000	1001		
RETLW	k Return with literal in W	2	11	01xx	kxxx	kxxx		
RETURN	- Return from Subroutine	2	00	0000	0000	1000		
SLEEP	- Go into standby mode	1	00	0000	0110	0011	TO,PO	
SUBLW	k Subtract W from literal	1	11	110x	kxxx	kxxx	C,DC,Z	
XORLW	k Exclusive OR literal with W	1	11	1010	kxxx	kxxx	Z	

- Note 1: When an I/O register is modified as a function of itself ( e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.
- 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.



# Istruzioni Assembler

Indirizzamento Diretto ed Indiretto:



For register file map detail see Figure 4-5, Figure 4-6, Figure 4-7, and Figure 4-8.

Note 1: The RP1 and IRP bits are reserved, always maintain these bits clear.

```
ADDWF f ,d
op-code = 00 0111 dfff ffff
```


```
Esempio: ADDWF 45h, 0
```

```
ADDLW K
op-code = 11 111x kkkk kkkk
```


```
ADDRESSING ;INDIRECT
Movlw 0x20 ; initialize pointer
Movwf FSR ; to RAM
NEXT clrf INDF ; clear INDF register
incf FSR,F ; inc pointer
btfss FSR,4 ; all done ?
goto NEXT ; no - clear next
CONTINUE ; yes - continue
```

# Ciclo istruzione

Cadenza delle operazioni:



Architettura pipeline:



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

1 istruzione in  $2 \cdot T_{cy}$ , ma il **throughput** è di  $1 \cdot T_{cy}$

Esempio fck=20MHz, 1 istruzione in 200ns

# Esecuzione di un programma: start-up

Fase 1: Accensione scheda

Fase 2: Reset generale dei FF; il registro PC viene caricato con l'indirizzo 0x0000

Fase 3: La CPU esegue il fetch della prima istruzione

Fase 4: La CPU decodifica ed esegue la prima istruzione

Fase 5: La CPU esegue il fetch della seconda istruzione e così via