Fondamenti di Elettronica - Ingegneria Elettronica -2008/09

Midterm Examination – November 21st, 2008

State clearly the question you are answering. E.g. 1a). Solve first questions in bold. This is a 3-hour in-class closed-book exam.

Exercise 0 – Mandatory (otherwise all the other exercises will not be corrected).



Exercise 1

Again referring to the circuit shown in Fig. 1a.

- a) Determine the charge stored in the capacitor *C* when the steady state is reached following the application of the signal shown in Fig. 1b. Provide justification for your answer.
- b) How the value of the stored charge in the capacitor C (already calculated in a) would change a long time after the application of the pulse shown in Fig. 1b if the pulse duration would be 1 μ s. Provide justification for your answer.

Exercise 2

Let's refer to the *MOSFET* circuit shown in Fig. 2, in which *I* is a DC current generator.

- a) Find the DC voltages at all nodes and the DC current in all branches.
- b) Find the small-signal voltage gain v_{out}/v_{in} . at low frequency (C open circuit).
- c) Find the value of the capacitor C that allows the circuit properly amplifying signals in the frequency band [100 Hz, 1.5 MHz].
- d) How would change the DC bias voltages and currents computed in a) and the small signal gain computed in b) if the current generator I would be a non ideal current generator with an output resistance equal to $120 k\Omega$

Exercise 3

Let's consider the CMOS logic gate shown in Fig. 3, that implements the logic function $Y = \overline{(A \cdot B \cdot C)} + \overline{A} + \overline{D}$.

a) Implement the following function in conventional CMOS, drawing the pull-up and the pull-down networks and justifying all the choices.

Let's suppose to short-circuit all the inputs together and let's consider the equivalent inverter.

- b) Find the analog voltage range of the output node *Y* that ensures the operation of the equivalent *pMOSFET* in the saturation region.
- c) Compute the time needed for the equivalent *pMOSFET* to exit from the saturation region after the transition of the input.

Exercise 4

Let us consider the circuit shown in Fig. 4. The diodes D_1 and D_2 are on when forward biased with 0.7 V. The current I_{in} is sinusoidal with frequency f = 2 kHz and amplitude A = 1 mA.

Draw in a time diagram, providing values for all the relevant points, the curve of the power dissipated by the diode D_2 .









This document was created with Win2PDF available at http://www.win2pdf.com. The unregistered version of Win2PDF is for evaluation or non-commercial use only.